Interrupts initiated by an instruction is called as ______...

MCQ

Interrupts initiated by an instruction is called as ____________.

Internal

External

hardware

Software

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

In Daisy Chaining Priority, the device with the highest priority is placed at the ______.

First Position

Last Position

Can be placed anywhere

Depend on device

Discussion

MCQ

CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged.

A hardware interrupt is needed

A software interrupt is needed

Either hardware or software interrupt is needed

A non-privileged instruction (which does not generate an interrupt)is needed

Discussion

MCQ

When the process is returned after an interrupt service ______ should be loaded again.i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses

i, iv

ii, iii and iv

iii, iv

i, ii

Discussion

MCQ

open-collector type circuits are generally used for ___________.

open-drain

Batch processing

interrupt service lines.

None of the above

Discussion

MCQ

The hardware interrupts which can be delayed when a much high priority interrupt has occurred at the same time are known as ___________.

Non Maskable Interrupt

Maskable Interrupt

Normal Interrupt

None of the above

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics