Menu

Question Discussion & Solution

MCQ

Q.

A GPR Computer having memory to memory operations can easily be ignored by the compiler and is used as

A

Load Architecture

B

Store Architecture

C

load-store computer

D

None of the above

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Login to Discuss

Similar Questions

MCQ

1.

In register address mode, the operand is stored in

A

8-bit general purpose register

B

16-bit general purpose register

C

si or di

D

all of the mentioned

Discussion

MCQ

2.

If we have single memory address then the numbers of oprands allowed minimum, would be

A

1

B

2

C

3

D

4

Discussion

MCQ

3.

In which of these modes, the immediate operand is included in the instruction itself?

A

register operand mode

B

immediate operand mode

C

register and immediate operand mode

D

none of the mentioned

Discussion

MCQ

4.

The representation of 8-bit or 16-bit signed binary operands using 2

A

Ordinal

B

ASCII

C

Packed BCD

D

integer

Discussion

MCQ

5.

The instruction that pushes the general purpose registers, pointer and index registers on to the stack is

A

POPF

B

PUSH Imd

C

PUSH*A

D

PUSHF

Discussion

More Computer Organization and Architecture Topics

Instruction set architecture

17 MCQs

Cache Memory and Pipelining

20 MCQs

Machine instructions and Addressing modes

41 MCQs

Secondary Memory,Input Output interfce(DMA,Interrupts)

20 MCQs

ALU data path and Control Unit

15 MCQs

Cache Memory and its design

10 MCQs

CPU design

11 MCQs

Interrupts

24 MCQs

Subroutines and Nesting

10 MCQs

Direct Memory Access

15 MCQs

PCI BUS

20 MCQs

Mixed

10 MCQs