Question Discussion & Solution

MCQ

Low Level Languages can be understood by __________

Users

Lay Men

Machine

None

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

Which of the following addressing modes permits relocation without any change whatsoever in the code?

Indirect addressing

Indexed addressing

PC relative addressing

Base register addressing

Discussion

MCQ

A certain processor supports only the immediate and the direct addressing modes. Which of the following programminglanguage features cannot be implemented on this processor?

Pointers

Array

Records

Recursive procedures with local variables

Discussion

MCQ

Stored Program Concept is in

Von Neumann machine

Harvard machine

Both

None

Discussion

MCQ

The addressing mode which makes use of in-direction pointers is ______

Indirect addressing mode

Index addressing mode

Relative addressing mode

Offset addressing mode

Discussion

MCQ

Computers can be classified into ________number of generations.

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics