Question Discussion & Solution

MCQ

The controller is connected to the ____

Processor BUS

System BUS

External BUS

None of the mentioned

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The controller uses _____ to help with the transfers when handling network interfaces.

Input Buffer storage

Signal enhancers

Bridge circuits

All of the mentioned

Discussion

MCQ

The technique whereby the DMA controller steals the access cycles of the processor to operate is called __________

Fast conning

Memory Con

Cycle stealing

Memory stealing

Discussion

MCQ

To overcome the conflict over the possession of the BUS we use ______

Optimizers

BUS arbitrators

Multiple BUS structure

None of the mentioned

Discussion

MCQ

In DMA transfers, the required signals and addresses are given by the __________

Processor

Device drivers

DMA controllers

The program itself

Discussion

MCQ

When the process requests for a DMA transfer?

Then the process is temporarily suspended

The process continues execution

Another process gets executed

process is temporarily suspended & Another process gets executed

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics