The method of synchronising the processor with the I/O devic...

MCQ

The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is?

Exceptions

Signal handling

Interrupts

DMA

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The usual BUS structure used to connect the I/O devices is ___________

Star BUS structure

Multiple BUS structure

Single BUS structure

Node to Node BUS structure

Discussion

MCQ

The system is notified of a read or write operation by ___________

Appending an extra bit of the address

Enabling the read or write bits of the devices

Raising an appropriate interrupt signal

Sending a special signal along the BUS

Discussion

MCQ

The read/write heads must be near to disk surfaces for better storage.

True

False

Discussion

MCQ

In memory-mapped I/O ____________

The I/O devices and the memory share the same address space

The I/O devices have a separate address space

The memory and I/O devices have an associated address space

A part of the memory is specifically set aside for the I/O operation

Discussion

MCQ

The air pressure can be countered by putting ______ in the head-disc surface arrangement.

Air filter

Spring mechanism

coolant

None of the mentioned

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics