Question Discussion & Solution

MCQ

Which of the following addressing modes are suitable for program relocation at run time?

i) Absolute addressingii) Based addressingiii) Relative addressingiv) Indirect addressing

i and iv

i and ii

ii and iii

i,ii and iv

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

Vacuum Tubes were used for circuitry by__________ generation computers

4th

3rd

2nd

1 st

Discussion

MCQ

Low Level Languages consists of________

Bits

Structures

Macros

Functions

Discussion

MCQ

The instruction, Add #45,R1 does _______

Adds the value of 45 to the address of R1 and stores 45 in that address

Adds 45 to the value of R1 and stores it in R1

Finds the memory location 45 and adds that content to that of R1

None of the mentioned

Discussion

MCQ

The main virtue for using single Bus structure is ,

Fast data transfers

Cost effective connectivity and speed

Cost effective connectivity and ease of attaching peripheral devices

None

Discussion

MCQ

A certain processor supports only the immediate and the direct addressing modes. Which of the following programminglanguage features cannot be implemented on this processor?

Pointers

Array

Records

Recursive procedures with local variables

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics