Which table handle stores the addresses of the interrupt han...

MCQ

Which table handle stores the addresses of the interrupt handling sub-routines?

Interrupt-vector table

Vector table

Symbol link table

All of the above

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

Which table handle stores the addresses of the interrupt handling sub-routines?

Interrupt-vector table

Vector table

Symbol link table

All of the above

Discussion

MCQ

From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer.i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs

i and ii

i, ii and iv

Discussion

MCQ

Which interrupt is unmaskable?

RST 5.5

RST 7.5

TRAP

Both RST 5.5 and 7.5

Discussion

MCQ

CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged.

A hardware interrupt is needed

A software interrupt is needed

Either hardware or software interrupt is needed

A non-privileged instruction (which does not generate an interrupt)is needed

Discussion

MCQ

How can the processor ignore other interrupts when it is servicing one ___________

By turning off the interrupt request line

By disabling the devices from sending the interrupts

BY using edge-triggered request lines

All of the mentioned

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics