Question Discussion & Solution

MCQ

An interrupt that can be temporarily ignored is ___________

Vectored interrupt

Non-maskable interrupt

Maskable interrupt

High priority interrupt

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The time between the receiver of an interrupt and its service is ______

Interrupt delay

Interrupt latency

Cycle time

Switching time

Discussion

MCQ

______ type circuits are generally used for interrupt service lines.i) open-collector
ii) open-drain
iii) XOR
iv) XNOR

i, ii

ii, iii

ii, iv

Discussion

MCQ

open-collector type circuits are generally used for ___________.

open-drain

Batch processing

interrupt service lines.

None of the above

Discussion

MCQ

The interrupts that are caused by software instructions are called ______________.

Exception interrupts

Normal Interrupt

hardware interrupt.

None of the above

Discussion

MCQ

From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer.i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs

i and ii

i, ii and iv

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics