The hardware interrupts which can be delayed when a much hig...

MCQ

The hardware interrupts which can be delayed when a much high priority interrupt has occurred at the same time are known as ___________.

Non Maskable Interrupt

Maskable Interrupt

Normal Interrupt

None of the above

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The Interrupt-request line is a _________ along which the device is allowed to send the interrupt signal.

Data line

control line

Address line

None of the above

Discussion

MCQ

An interrupt that can be temporarily ignored is ___________

Vectored interrupt

Non-maskable interrupt

Maskable interrupt

High priority interrupt

Discussion

MCQ

When the process is returned after an interrupt service ______ should be loaded again.i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses

i, iv

ii, iii and iv

iii, iv

i, ii

Discussion

MCQ

From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer.i) Bulk transfer of several kilo-byte
ii) Moderately large data transfer of more than 1kb
iii) Short events like mouse action
iv) Keyboard inputs

i and ii

i, ii and iv

Discussion

MCQ

Interrupts form an important part of _____ systems.

Batch processing

Multitasking

Real-time processing

Multi-user

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics