Question Discussion & Solution

MCQ

For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?

ISA

ANSA

Super-scalar

All of the above

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

Which of the following is/are true of the auto-increment addressing mode?I. It is useful in creating self-relocating code
II. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation
III. The amount of increment depends on the size of the data item accessed

I only

II only

III only

II and III only

Discussion

MCQ

_______ is used to store data in registers .

D flip flop

JK flip flop

RS flip flop

none of these

Discussion

MCQ

Set on less than has the ALU control lines

1100

1010

1101

111

Discussion

MCQ

A processor performing fetch or decoding of different instruction during the execution of another instruction is called ______ .

Super-scaling

Pipe-lining

Parallel Computation

None of these

Discussion

MCQ

The amount of ROM needed to implement a 4 bit multiplier is

64 bits

128 bits

2 Kbits

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics