Menu

Question Discussion & Solution

MCQ

Q.

In pipelining, the CPU executes each instruction in a series of following stages: Instruction Fetching (IF)

A

Linear pipelines

B

Non-linear pipelines

C

Structural hazards

D

Memory access (MEM)

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Login to Discuss

Similar Questions

MCQ

1.

The smallest unit of memory that the CPU can read or write is ___.

A

Word

B

Mode

C

Cell

D

Field

Discussion

MCQ

2.

CPU consists of following parts

A

CU and main memory

B

CU and ALU

C

main memory and storage

D

operating system and application

Discussion

MCQ

3.

In pipelining, the CPU executes each instruction in a series of following stages: Instruction Fetching (IF)

A

Linear pipelines

B

Non-linear pipelines

C

Structural hazards

D

Memory access (MEM)

Discussion

MCQ

4.

component of CPU which is the responsible for comparing the content of two pieces of data is

A

ALU

B

CU

C

memory

D

register

Discussion

MCQ

5.

When arithematic, logic and control unit of a computer are combine into a single unit, it is known as

A

central processing unit

B

memory unit

C

I/O unit

D

operating unit

Discussion

More Computer Organization and Architecture Topics

Instruction set architecture

17 MCQs

Cache Memory and Pipelining

20 MCQs

Machine instructions and Addressing modes

41 MCQs

Secondary Memory,Input Output interfce(DMA,Interrupts)

20 MCQs

ALU data path and Control Unit

15 MCQs

Cache Memory and its design

10 MCQs

CPU design

11 MCQs

Interrupts

24 MCQs

Subroutines and Nesting

10 MCQs

Direct Memory Access

15 MCQs

PCI BUS

20 MCQs

Mixed

10 MCQs