Question Discussion & Solution

MCQ

The clock rate of the processor can be improved by

Improving the IC technology of the logic circuits

Reducing the amount of processing done in one step

By using overclocking method

All of the above

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

A CPU generally handles an interrupt by executing an interrupt service routine

as soon as an interrupt is raised

by checking the interrupt register at the end of fetch cycle.

by checking the interrupt register after finishing the execution of the current instruction.

by checking the interrupt register at fixed time intervals.

Discussion

MCQ

Set on less than has the ALU control lines

1100

1010

1101

111

Discussion

MCQ

Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?

Both take the same time

Insuffient information

Discussion

MCQ

During the execution of the instructions, a copy of the instructions is placed in the ______

RAM

System heap

Cache

Discussion

MCQ

_______ is used to store data in registers .

D flip flop

JK flip flop

RS flip flop

none of these

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics