Question Discussion & Solution

MCQ

Set on less than has the ALU control lines

1100

1010

1101

111

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The registers, ALU and the interconnection between them are collectively called as _____ .

Process route

Information trail

Information path

Data path

Discussion

MCQ

The amount of ROM needed to implement a 4 bit multiplier is

64 bits

128 bits

2 Kbits

Discussion

MCQ

For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?

ISA

ANSA

Super-scalar

All of the above

Discussion

MCQ

The internal Components of the processor are connected by _______ .

Processor intra-connectivity circuitry

Processor bus

Memory bus

Rambus

Discussion

MCQ

Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?

Both take the same time

Insuffient information

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics