Question Discussion & Solution

MCQ

The external interrupt that has the lowest priority among the following is

TF0

TF1

IE1

NONE

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

Among the five interrupts generated by 8051, the lowest priority is given to the interrupt

IE0

TF1

TF0

Discussion

MCQ

The pulses at T0 or T1 pin are counted in

timer mode

counter mode

idle mode

power down mode

Discussion

MCQ

The timer generates an interrupt, if the count value reaches to

00FFH

FF00H

0FFFH

FFFFH

Discussion

MCQ

The step involved in POP operation is

decrement stack by 2 and store 8-bit content to address pointed to by SP

store 16-bit content to address pointed to by SP and decrement stack by 1

decrement stack by 1 and store content of top of stack to address pointed to by SP

store content of top of stack to address pointed to by SP and then decrement stack by 1

Discussion

MCQ

Among the five interrupts generated by 8051, the highest priority is given to the interrupt

IE0

TF1

TF0

IE1

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Microprocessor Topics

Microprocessor Basics

Classification

Input Output interfacing

Microcontroller

8085 Architecture

8086 Microprocessor

Multiprocessor Configuration

Peripheral Interface

Register Set of 8051

Serial Communication Unit

Segmentation

Paging

Instruction Set of 8086 8088

Interrupt and Stack of 8051

8051 Instruction Set

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Microprocessor Topics

Microprocessor Basics

Classification

Input Output interfacing

Microcontroller

8085 Architecture

8086 Microprocessor

Multiprocessor Configuration

Peripheral Interface

Register Set of 8051

Serial Communication Unit

Segmentation

Paging

Instruction Set of 8086 8088

Interrupt and Stack of 8051

8051 Instruction Set

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Microprocessor Topics