Question Discussion & Solution
MCQ
Q.
The internal Components of the processor are connected by _______ .
Correct Answer: B
forum Community Discussion
speaker_notes_off
No discussions yet. Be the first to start!
sync
Loading more...
You must be logged in to participate in the discussion.
login Login to Discussauto_awesome Similar Questions
MCQ
1.
_______ is used to store data in registers .
Correct Answer: A
MCQ
2.
Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster ?
Correct Answer: A
MCQ
3.
For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution ?
Correct Answer: C
Super-scalar
MCQ
4.
Which of the following is/are true of the auto-increment addressing mode?I. It is useful in creating self-relocating code
II. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation
III. The amount of increment depends on the size of the data item accessed
II. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation
III. The amount of increment depends on the size of the data item accessed
Correct Answer: C
NAT
5.
A simple ALU is designed to perform 4 distinct operations: Addition, Subtraction, Logical AND, and Logical OR. Assuming a standard encoding scheme for operation selection, how many control lines are minimally required to select one of these four operations for the ALU?
Correct Answer:
To select one out of 'N' distinct operations, a minimum of 'log₂N' control lines are required. In this case, N = 4 (Addition, Subtraction, Logical AND, Logical OR). Number of control lines = log₂(4) = 2. Therefore, 2 control lines are minimally required to select one of the four operations.
category More Computer Organization and Architecture Topics
article
Instruction set architecture
format_list_bulleted
17 MCQs
article
Cache Memory and Pipelining
format_list_bulleted
20 MCQs
article
Machine instructions and Addressing modes
format_list_bulleted
41 MCQs
article
Secondary Memory,Input Output interfce(DMA,Interrupts)
format_list_bulleted
20 MCQs
article
ALU data path and Control Unit
format_list_bulleted
15 MCQs
article
Cache Memory and its design
format_list_bulleted
10 MCQs
article
CPU design
format_list_bulleted
11 MCQs
article
Interrupts
format_list_bulleted
24 MCQs
article
Subroutines and Nesting
format_list_bulleted
10 MCQs
article
Direct Memory Access
format_list_bulleted
15 MCQs
article
PCI BUS
format_list_bulleted
20 MCQs
article
Mixed
format_list_bulleted
10 MCQs