Question Discussion & Solution

MCQ

The time between the receiver of an interrupt and its service is ______

Interrupt delay

Interrupt latency

Cycle time

Switching time

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

The interrupt-request line is a part of the ___________

Data line

Control line

Address line

None of the mentioned

Discussion

MCQ

The interrupts that are caused by software instructions are called ______________.

Exception interrupts

Normal Interrupt

hardware interrupt.

None of the above

Discussion

MCQ

Interrupts initiated by an instruction is called as ____________.

Internal

External

hardware

Software

Discussion

MCQ

When the process is returned after an interrupt service ______ should be loaded again.i) Register contents
ii) Condition codes
iii) Stack contents
iv) Return addresses

i, iv

ii, iii and iv

iii, iv

i, ii

Discussion

MCQ

The hardware interrupts which can be delayed when a much high priority interrupt has occurred at the same time are known as ___________.

Non Maskable Interrupt

Maskable Interrupt

Normal Interrupt

None of the above

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics