Question Discussion & Solution

MCQ

After the completion of the DMA transfer, the processor is notified by __________

Acknowledge signal

Interrupt signal

WMFC signal

None of the mentioned

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Similar Questions

MCQ

After the completion of the DMA transfer, the processor is notified by __________

Acknowledge signal

Interrupt signal

WMFC signal

None of the mentioned

Discussion

MCQ

The DMA transfers are performed by a control circuit called as __________

Device interface

DMA controller

Data controller

Overlooker

Discussion

MCQ

The technique where the controller is given complete access to main memory is __________

Cycle stealing

Memory stealing

Memory Con

Burst mode

Discussion

MCQ

The technique whereby the DMA controller steals the access cycles of the processor to operate is called __________

Fast conning

Memory Con

Cycle stealing

Memory stealing

Discussion

MCQ

The DMA differs from the interrupt mode by __________

The involvement of the processor for the operation

The method of accessing the I/O devices

The amount of data transfer possible

None of the mentioned

Discussion

Banking

Engineering

General

Medical

Question Discussion & Solution

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Banking

Engineering

General

Medical

Question Discussion & Solution

report Report Error

forum Community Discussion

auto_awesome Similar Questions

report Report Error

report Report Error

report Report Error

report Report Error

report Report Error

category More Computer Organization and Architecture Topics

Instruction set architecture

Cache Memory and Pipelining

Machine instructions and Addressing modes

Secondary Memory,Input Output interfce(DMA,Interrupts)

ALU data path and Control Unit

Cache Memory and its design

CPU design

Interrupts

Subroutines and Nesting

Direct Memory Access

PCI BUS

Mixed

Report Error

Community Discussion

Similar Questions

Report Error

Report Error

Report Error

Report Error

Report Error

More Computer Organization and Architecture Topics