Menu

Question Discussion & Solution

MCQ

Q.

Each stage in pipelining should be completed within ___________ cycle.

A

1

B

2

C

3

D

4

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Login to Discuss

Similar Questions

MCQ

1.

The number of sign bits in a 32-bit IEEE format is ____

A

1

B

11

C

9

D

23

Discussion

MCQ

2.

The contention for the usage of a hardware device is called ______

A

Structural hazard

B

Stalk

C

Deadlock

D

None of the mentioned

Discussion

MCQ

3.

Which of the following is an efficient method of cache updating?

A

Snoopy writes

B

Write through

C

Write within

D

Buffered write

Discussion

MCQ

4.

Which of the following is not a write policy to avoid Cache Coherence?

A

Write through

B

Write within

C

Write back

D

Buffered write

Discussion

MCQ

5.

If a unit completes its task before the allotted time period, then _______

A

It

B

Its time gets reallocated to a different task

C

It

D

None of the mentioned

Discussion

More Computer Organization and Architecture Topics

Instruction set architecture

17 MCQs

Cache Memory and Pipelining

20 MCQs

Machine instructions and Addressing modes

41 MCQs

Secondary Memory,Input Output interfce(DMA,Interrupts)

20 MCQs

ALU data path and Control Unit

15 MCQs

Cache Memory and its design

10 MCQs

CPU design

11 MCQs

Interrupts

24 MCQs

Subroutines and Nesting

10 MCQs

Direct Memory Access

15 MCQs

PCI BUS

20 MCQs

Mixed

10 MCQs