Menu

Question Discussion & Solution

MCQ

Q.

When the R/W bit of the status register of the DMA controller is set to 1.

A

Read operation is performed

B

Write operation is performed

C

Read & Write operation is performed

D

None of the mentioned

Community Discussion

No discussions yet. Be the first to start!

You must be logged in to participate in the discussion.

Login to Discuss

Similar Questions

MCQ

1.

The DMA differs from the interrupt mode by __________

A

The involvement of the processor for the operation

B

The method of accessing the I/O devices

C

The amount of data transfer possible

D

None of the mentioned

Discussion

MCQ

2.

After the completion of the DMA transfer, the processor is notified by __________

A

Acknowledge signal

B

Interrupt signal

C

WMFC signal

D

None of the mentioned

Discussion

MCQ

3.

In DMA transfers, the required signals and addresses are given by the __________

A

Processor

B

Device drivers

C

DMA controllers

D

The program itself

Discussion

MCQ

4.

The DMA controller has _______ registers.

A

4

B

2

C

3

D

1

Discussion

MCQ

5.

The DMA transfer is initiated by _____

A

Processor

B

The process being executed

C

I/O devices

D

OS

Discussion

More Computer Organization and Architecture Topics

Instruction set architecture

17 MCQs

Cache Memory and Pipelining

20 MCQs

Machine instructions and Addressing modes

41 MCQs

Secondary Memory,Input Output interfce(DMA,Interrupts)

20 MCQs

ALU data path and Control Unit

15 MCQs

Cache Memory and its design

10 MCQs

CPU design

11 MCQs

Interrupts

24 MCQs

Subroutines and Nesting

10 MCQs

Direct Memory Access

15 MCQs

PCI BUS

20 MCQs

Mixed

10 MCQs